Authorities to overview design linked incentive scheme: MoS IT Rajeev Chandrasekhar


Minister of State for Electronics and IT Rajeev Chandrasekhar on Sunday stated that the federal government will overview the norms of the design linked incentive (DLI) program. 

This program envisages to assist 100 firms concerned in product design within the semiconductor area as a part of a Rs 76,000 crore scheme for creating the digital chip ecosystem within the nation, the minister stated whereas addressing the media on the Semicon India 2022 convention. 

In line with the minister, the scheme will proceed to be in place to assist all product design initiatives and start-ups, amongst others. 

“Whether or not the DLI norms must be modified… We’ve got obtained some suggestions from this convention that possibly the DLI has been designed to be very slender. Possibly there’s a cap on funding that’s too restrictive. We are going to look at all that,” Chandrasekhar informed reporters. 

In the course of the Semicon India 2022 convention, seven memorandums of understanding (MoUs) had been signed between authorities organisations and expertise firms. 

“I wish to say this very clearly that the USD 10 million bundle of the Rs 76,000 crore bundle is for the ecosystem and design and innovation is an important a part of the ecosystem. Expertise is an important a part of the ecosystem. There’s a must kind of redesign a few of these items, we’ll do it,” Chandrasekhar stated. 

The scheme gives for reimbursement of as much as Rs 30 lakh per software for MPW (multi-project wafer) fabrication of design and post-silicon validation actions; reimbursement of as much as 50 per cent of the eligible expenditure topic to a ceiling of Rs 15 crore per software for designing semiconductor items; and reimbursement of 6 to 4 per cent of internet gross sales of designed semiconductor items over 5 years topic to a ceiling of Rs 30 crore. 

On the occasion, the Ministry of Electronics and IT introduced the onboarding of Prof Rao Tummala from Georgia Tech College, US, on the Advisory Committee of India Semiconductor Mission. 

MoUs had been signed between Cyient, WiSig Networks, and IIT Hyderabad to allow mass manufacturing of “5G Narrowband-IoT- the Koala Chip, Architected and Designed in India”. 

Signalchip Improvements, the Ministry of Electronics and IT (MeitY) and the Centre for Improvement of Superior Computing (C-DAC) signed an settlement for not solely design and manufacture but additionally deployment and upkeep of 10 lakh Built-in NavIC (Navigation with Indian Constellation) and GPS Receivers. 

State-run CDAC introduced a partnership with Synopsys, Cadence Design Programs, Siemens EDA and Silvaco for making accessible their Digital Design Automation (EDA) instruments and design options for Chips to Startup (C2S) Programme being applied by CDAC. 

Chips to Startup (C2S) Programme of MeitY goals to create 85,000 specialised engineers at B Tech, M Tech and Ph.D. ranges for increasing Indian semiconductor expertise at over 100 establishments throughout the nation. 

Moreover, Semiconductor Analysis Company (SRC) USA and IIT Bombay will deal with bringing collectively SRC’s trade consultants and India’s R&D expertise to create an trade pushed analysis and growth program.  

With PTI Inputs  


Please enter your comment!
Please enter your name here

Share post:




More like this